Illustrative · unadmitted · revision 1
Deterministic coincidence-addressed tensor FPGA
This is a capability type, not an inventory or procurement record. It does not claim that the capability exists, is available, or supports any scientific result.
Stable identifier: coincidence-addressed-tensor-fpga
A capability type for finite 3-D coincidence address logic with cycle-accurate event logs.
Capabilities
| Capability | Units | Specification |
|---|---|---|
| 3-D coincidence address routing | events/cycle | declared address width and collision semantics |
| deterministic raw event trace | cycle | overflow-safe counters and bitstream hash |
Operating limits
- clock frequency: declared–declared MHz. Report timing closure and counter width.
Calibration
- cycle offset: software/hardware loopback; traceability: retain bitstream and toolchain.
Safety requirements
- board power and thermal load: current and temperature monitor; mitigation: thermal shutdown.
Interfaces
- data: deterministic workload seed and exact event log (record)
Nonclaims
- This type does not imply a deployed FPGA or tensor benchmark.
Available citations
- AMD FPGA acceleration documentation
amd-fpga-context
Agent-readable JSON · History · Provenance · Back to equipment types