{"equipment_type_id":"coincidence-addressed-tensor-fpga","revision":1,"title":"Deterministic coincidence-addressed tensor FPGA","description":"A capability type for finite 3-D coincidence address logic with cycle-accurate event logs.","capabilities":[{"capability_id":"tensor-3d-address","capability":"3-D coincidence address routing","units":"events/cycle","specification":"declared address width and collision semantics"},{"capability_id":"tensor-event-trace","capability":"deterministic raw event trace","units":"cycle","specification":"overflow-safe counters and bitstream hash"}],"operating_limits":[{"operating_limit_id":"tensor-clock","parameter":"clock frequency","lower_bound":"declared","upper_bound":"declared","units":"MHz","notes":"Report timing closure and counter width."}],"calibrations":[{"equipment_calibration_id":"tensor-loopback","quantity":"cycle offset","units":"cycle","method":"software/hardware loopback","traceability":"retain bitstream and toolchain"}],"safety_requirements":[{"safety_requirement_id":"tensor-board-power","hazard":"board power and thermal load","requirement":"current and temperature monitor","mitigation":"thermal shutdown"}],"interface_requirements":[{"interface_requirement_id":"tensor-seed-interface","interface_kind":"data","specification":"deterministic workload seed and exact event log","units":"record"}],"nonclaims":["This type does not imply a deployed FPGA or tensor benchmark."],"citations":[{"source_id":"amd-fpga-context","label":"AMD FPGA acceleration documentation","url":"https://docs.amd.com/r/en-US/ug1186-fpga-acceleration"}],"authority":"illustrative-unadmitted-fixture","source_fixture":"cintamani.illustrative-equipment-types.v1","canonical_admission":false,"inventory":false,"procurement":false}