{"collection":"experiment-provenance:three-dimensional-coincidence-addressed-tensor-fpga","authority":"illustrative-unadmitted-fixture","canonical_admission":false,"exact_targets":[{"target_id":"three-dimensional-coincidence-addressed-tensor-fpga","target_kind":"external-reference","target_revision":null,"target_label":"operator-supplied 3-D coincidence-addressed tensor FPGA proposal"}],"provenance":{"citation_availability":"available","citations":[{"source_id":"amd-fpga-context","label":"AMD FPGA acceleration documentation","url":"https://docs.amd.com/r/en-US/ug1186-fpga-acceleration"}],"boundary":"The citation supplies FPGA tooling context only; it does not support the proposed tensor address semantics or benchmark."},"citations":[{"source_id":"amd-fpga-context","label":"AMD FPGA acceleration documentation","url":"https://docs.amd.com/r/en-US/ug1186-fpga-acceleration"}],"bounded":true}